lowRISC

Open to the core - collaborative engineering for open source silicon and tools

Technologies

linux
verilog
fpga
chisel
c++
risc-v
python
systemverilog

Topics

security
education
embedded hardware
system-on-chip
debug
hardware
fpga
soc
compilers
open hardware
https://www.lowrisc.org
Chat
Email
Mailing List / Forum
Twitter
Blog

Projects

Contributor

diadatp

Integrate more open-source IP for lowRISC on FPGAs

To introduce open-source IP for components such as an NASTI slave memory mapped DDRx controller.

View project detailsView code

Contributor

El-Mohr

Arduino to PULPino library porting

PULPino is an open-source microcontroller system, based on a small 32-bit RISC-V core. Importing Arduino Libraries to PULPino architecture should...

View project detailsView code

Contributor

Jeff Rogers

Porting xv6 to the lowRISC platform

Xv6 is a “simple Unix-like teaching operating system”. It is based on Sixth Edition Unix and written in ANSI C for x86. Its simplicity coupled with...

View project detailsView code

Contributor

rahulmahadev

Porting OPTEE to lowRISC

This project aims to port OPTEE for a RISC-V based machine by implementing trust-zone mechanisms using minion cores and tagged memory. Also OPTEE...

View project detailsView code